Tuning and experimental assessment of second-order generalized integrator-frequency locked loop grid synchronization for single-phase grid assisted system

Tuning and experimental assessment of second-order generalized integrator-frequency locked loop grid synchronization for single-phase grid assisted system

AbstractThe phase-locked loop (PLL) is an essential part of the grid-tied system to synchronize control of converter with grid voltage, particularly affects the converter stability as well as performance under weak grid conditions. During abnormality in a grid, its bandwidth ought to be a11dequately brought down to achieve appropriate disturbance rejection capability with a compromise to slower detection speed. The researchers have done intended work in advanced PLLs to improve phase-angle detection speed by modifying the pre/in-loop filtering stage. A most concerning challenge with the PLLs is the means by which to additionally provide superior dynamic performance and reduced settling time without bargaining stability of system along with the capability of disturbance elimination To overcome this challenge, this paper describes the second-order generalized integrator (SOGI-Frequency Look loop (FLL) which offers filtering capability like band-pass filter, low-pass filter, and notch filter for adaptive frequency tuning as well as an orthogonal signal generation for the grid-tied photovoltaic inverter. The impact of control parameters on their dynamic performance in SOGI-FLL is tabulated from a step response of frequency estimation by taking a frequncy shift. Furthermore, Low-cost DSP based STM32F407VGT the microcontroller is employed to implement a SOGI-FLL to test under adverse grid conditions using Waijung Block-set of SIMULINK/MATLAB. The experimental results of SOGI-FLL have proven superior dynamic performance over type-2 PLLs by choosing the appropriate value of the control parameter of SOGI-FLL.
Item TypeJournal Article
TitleTuning and experimental assessment of second-order generalized integrator-frequency locked loop grid synchronization for single-phase grid assisted system
AuthorBhavik Brahmbhatt
Dr. Hina Chandwani
Page14
LanguageEnglish
URLhttp://iceepe.com/wp-content/uploads/2020/10/Program-Booklet_ICEEPE-2020.pdf
TagsThe phase-locked loop, grid-tied system, SOGI-FLL, Waijung Blockset

Related Posts
  1. Power Electronics Laboratory Education using ARM Cortex M4 32-bit Microcontroller Power Electronics Laboratory Education using ARM Cortex M4 32-bit Microcontroller
  2. Analysis of Various PWM Techniques for Three-phase Asynchronous Motor Analysis of Various PWM Techniques for Three-phase Asynchronous Motor
  3. AU solar tracking system AU solar tracking system
  4. Programming the ARM(R) Cortex(R)-M4-based STM32F4 Microcontrollers with Simulink(R) Programming the ARM(R) Cortex(R)-M4-based STM32F4 Microcontrollers with Simulink(R)
Related Products